

FIG. 1 is a block diagram of a system for processing video data. The system includes an INPUTBUFFER 100, an MPEG DECODER 110, an MPEG ENCODER 150, an OUTPUTBUFFER 160, RAM1 (Frames) 120, and RAM2 (Motion Vectors) 140. The INPUTBUFFER 100 is connected to the MPEG DECODER 110. The MPEG DECODER 110 is connected to RAM1 (Frames) 120 and RAM2 (Motion Vectors) 140. The MPEG ENCODER 150 is connected to RAM2 (Motion Vectors) 140 and the OUTPUTBUFFER 160. A CONTROL line connects the MPEG DECODER 110 and the MPEG ENCODER 150. The MPEG DECODER 110 also has a direct connection to the MPEG ENCODER 150.




FIG. 1





FIG. 2






FIG. 4




FIG. 5

600

FIG. 6




FIG. 7 is a block diagram of a data structure 700. The data structure 700 is divided into three main sections: a header section 710, a configuration section 720, and a data section 730. The header section 710 is further divided into an opcode field 711 and a size field 712. The configuration section 720 is connected to the header section 710 by a dashed line. The data section 730 is connected to the configuration section 720 by a dashed line.




FIG. 7




FIG. 8

[illegible]

D(0,0)
D(1,0)
D(2,0)
D(3,0)
.
.
.
D(n,m)

FIG. 11




FIG. 13




FIG. 12




FIG. 14




FIG. 15




FIG. 19




FIG. 16




FIG. 17




FIG. 18




FIG. 20




FIG. 21




FIG. 22




FIG. 23